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A comprehensive model predicting the effects of plasma-induced damage (PID) on parameter
variations in advanced metal–oxide–semiconductor field-effect transistors (MOSFETs) is proposed.
The model focuses on the silicon recess structure (Si loss) in the source/drain extension region
formed by high-energy ion bombardment during plasma etching. The model includes the following
mechanisms: (1) damaged layer formation by ion impact and penetration, (2) Si recess structure
formation by a subsequent wet etch, (3) MOSFET performance degradation, and (4) MOSFET
parameter variation. Based on a range theory for plasma-etch damage, the thickness of the damaged
layer exhibits a power-law dependence on the energy of the ion incident on the surface of Si
substrate. Assuming that the damaged layer was formed during a gate or an offset spacer etch
process, the depth of Si recess (dR) is a function of the depth profile of the created defect site (ndam),
the wet-etch stripping time (tw), and the energy of the incident ion. It was found that dR also showed
a power-law dependence on the average ion energy Eion estimated from applied self-dc-bias voltage
for various tw. As for MOSFET performance degradation, the threshold voltage (Vth) shifted and the
shift (DVth) increased with an increase in Eion and a decrease in gate length. This induces an increase
in subthreshold leakage current (Ioff) for MOSFET. Technology computer-aided-design simulations
were performed to confirm these results. By integrating the presented PID models, parameter
variations could be predicted: Using a Monte Carlo method, it was demonstrated that PID increases
parameter variations such as Vth and Ioff. It also was found that the variation in Eion induces Vth and
Ioff variations, comparable to that induced by other process parameter fluctuations such as dopant
fluctuation and gate length. In summary, considering the effects of PID on parameter variations is
vital for designing future ultralarge-scale-integrated circuits with billions of built-in MOSFETs.
VC 2011 American Vacuum Society. [DOI: 10.1116/1.3598382]
I. INTRODUCTION
Recently, plasma-induced damage (PID)1 has been a cru-
cial problem for controlling threshold voltage (Vth)—a key
parameter for operation of metal–oxide–semiconductor
field-effect transistors (MOSFETs).2–4 During plasma etch-
ing, ions are accelerated in the sheath between the plasma
bulk and the device surface, and impacted on the material
surface. This damage mechanism is usually referred to as
physical damage. During a gate or an offset spacer etching,
the ion-bombardment damage form a Si damaged layer in
the source/drain extension (SDE) region of the MOSFET.5–7
Various analyses have shown that the damaged layer was
composed of displaced Si atoms, Si vacancy, and the intersti-
tial atoms. On the basis of a range theory for PID,8 the thick-
ness of the damaged layer (ddam) shows a power-law
dependence on the average energy of ions from plasma
( Eion), estimated from applied self-dc-bias voltage (Vdc)
between a plasma and a device surface.8,9 In practical device
manufacturing processes, this damaged layer is removed by
a subsequent wet-etch process, and the removed thickness
defines the depth of Si loss (or Si recess) dR.
5,6,9,10 This Si
loss is a critical concern for future devices and should be
suppressed to less than a nanometer thick,7 because the
resultant “Si recess structure” induces a device performance
change such as a shift in Vth (DVth).
4,9 An analytical expres-
sion was proposed for the relationship between the Si recess
depth (dR) and DVth caused by PID,
11 suggesting a consider-
able increase in |DVth| with the shrinkage of gate length (Lg).
In terms of device performance, it is widely accepted that
Vth is a key parameter which determines subthreshold leak-
age current.
12,13 Therefore, the DVth by PID is thought to
change subthreshold leakage current12,13 (denoted as Ioff in
this paper), i.e., power consumption of a chip. The relation-
ship between Ioff and dR ( Eion) was predicted on the basis of
the range theory for PID and DVth by PID.
14 However, there
have been few discussions clarifying the quantitative rela-
tionship between Eion and DVth (or Ioff) for the wet-etch strip-
ping process being considered.
Parameter variation has become a key concern in design-
ing ultralarge-scale-integrated (ULSI) circuits where billions
of MOSFETs are built in.7,15–17 From a device technology
perspective, the short-channel effect (SCE) induced by the
shrinkage of Lg is regarded as one of the critical phenomena
determining Ioff.
12,18 Much effort has been devoted to sup-
pressing the SCE in MOSFET design.7 From a process tech-
nology perspective, in addition to dopant fluctuation in the
channel region,15,16,19 critical dimension control of Lg during
gate patterning has been a crucial challenge in developing
plasma etch processes. The fluctuation in Lg (rLg) is found toa)Electronic mail: eriguchi@kuaero.kyoto-u.ac.jp
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enhance Vth variation,
7 leading to a wider statistical distribu-
tion of Ioff.
20–24 The Vth variation is crucial for designing
low-operation-voltage devices in particular,7 and > 10 mV
Vth variations have been reported for various process tech-
nologies.17,19,21,22 Aggressively scaled MOSFETs beyond 32
nm node require the Vth variation to be suppressed to less
than 10 mV.7 Due to this requirement, there have been
extensive studies on suppression of rLg,
7 line-edge rough-
ness (LER),19,25–27 and line-width roughness (LWR),7,19,28
during gate-etch processes. These studies focused on con-
trolling the reactions on material surfaces governed by
plasma chemistry.
Based on the above-presented discussions on PID and pa-
rameter variations in MOSFETs, it also may be considered
that PID enhances the Vth and Ioff variations.
14 To estimate
the effect of PID on these variations, it is crucial to structure
a comprehensive (analytical) PID model combining the pa-
rameters Eion, dR, Lg, DVth, and Ioff. Furthermore, correlating
the plasma parameter Eion to the device parameter Ioff is
quite useful. However, there have been few reports clarify-
ing the direct relationship between the Eion variation and the
Ioff variation. In this paper, we focus on Si recess formation
by PID and a wet-etch process, and clarify the effects of PID
on the device parameter variations. The relationship between
Eion and DVth is investigated in detail in the context of a wet-
etch removal of the damaged layer. Based on obtained ana-
lytical relationships and the probability density distribution
functions of the parameters ( Eion, DVth, and Ioff), we propose
a new methodology predicting Vth and Ioff variations directly
from Eion variation. Findings indicate that PID considerably
increases Vth and Ioff variations.
This paper is organized as follows: In Sec. II, we briefly
review the PID mechanism (Si recess structure formation)
and present a relationship between dR and Eion. In Sec. III,
we propose a model correlating Eion-variation to DVth varia-
tion. In Sec. IV, we demonstrate how Eion variation impacts
Vth and Ioff variations for various technology nodes. Section
V contains closing remarks.
II. DAMAGED LAYER FORMATION MODELING
A. Si recess formation and PID parameters
Figures 1(a)–1(c) illustrate the PID mechanism for Si
recess structure formation in the SDE region of a MOSFET
during an offset spacer etch and a subsequent wet-etch pro-
cess. Ion impacts on the Si surface with energy Eion leasing
the energy by a series of collisions, it creates the defect sites
under the exposed surface, forming the damaged layer (Fig.
1(a)). In general, defect sites are referred to as displaced Si
atoms, vacancies, and interstitials.8,29,30 The profile of a
defect site ndam(x) (x: distance from the surface) is domi-
nantly determined by Eion and the potential between Si and
ion in the system.31,32 After the plasma exposure, a portion
of the damaged layer is stripped off by the wet-etch process.
As a consequence, the Si recess structure is formed (Fig.
1(b)). The residual ndam(x) (not removed by the wet etch)
increases the resistance in the SDE,30 whereas MOSFETs
with the Si recess structure suffer from a threshold voltage
shift (DVth) due to structural change in the region (Fig. 1(c)).
In the case of n-channel (n-ch) MOSFETs, the Id–Vg curves
of damaged MOSFETs shift in the negative direction,11
resulting in a decrease in Vth (DVth), i.e., Vdamth ¼ V0th þ DVth,
where Vdamth and V
0
th are the threshold voltages of the dam-
aged and the control devices, respectively. The decrease in
Vth induces an increase in an off-state leakage current Ioff,
usually referred to as subthreshold leakage current.12
In estimating the above-mentioned parameter variations,
we define probability density distribution function (p.d.f.)
and cumulative density distribution function (c.d.f.) as fi and
Fi, respectively,
33 where i stands for a parameter under con-
sideration. The mean value and the variance (the squared
standard deviation)33 of fi are denoted as mi and (ri)
2, respec-
tively. For example, for dR, we define fdR and FdR as the
p.d.f. and the c.d.f, and mdR and (rdR)
2, as the mean value
and the variance, respectively (see Figs. 1(a)–1(c)). Details
are discussed in the following sections.
B. Comparison between model and experiment
Based on a range theory for high-energy ion injection,31
the projected range of ion (Rp) is determined from stopping
power dependent on the energy of the incident ion
(Eion).
31,34,35 In a relatively low ion energy case (< 1 keV),
FIG. 1. Mechanisms of plasma-induced physical damage to Si substrate, Si
recess structure formation, and the resultant device performance degrada-
tion. (a) High-energy ion bombardment on Si surface during plasma process-
ing. This process creates a damaged layer underneath the Si surface. (b) A
portion of the damaged layer is stripped off during a subsequent wet-etch
process, resulting in Si recess structure. (c) MOSFETs with the Si recess
structure suffer from the changes in threshold voltage (Vth), subthreshold
leakage current (Ioff), and drain current (Ion). (fi is the probability density
distribution function, where i stands for a parameter under consideration.
The mean value and the variance of fi are denoted as mi and (ri)
2, respec-
tively. See the text for details.)
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the stopping power can be described by a universal form cor-
responding to a nuclear stopping mechanism.36 In the case
of the plasma etch process where Eion is generally smaller
than 1 keV, the stopping power is considered to exhibit a
power-law dependence on Eion. Based on a range theory for
PID,8 the damaged layer thickness (ddam) is determined from
Eion as
ddam ¼ A Eionð Þa; (1)
where A and a are material- and process-dependent con-
stants, which are functions of the masses and atomic num-
bers of the incident ion and target atom.32,36 Damaged layer
thickness is typically characterized by optical techniques
such as spectroscopic ellipsometry,6,37,38 as mentioned later
in this paper. Note that ddam depends on the detection limit
of the analysis technique employed.8 When Ar ion is pro-
jected to the Si substrate, a Moliere-type potential36,39 is
used, and A and a are calculated as 0.21 nm and 0.32, respec-
tively.8 Note also that based on discussion of the reduced
energy and range,32,34–36,40 parameter differences between
substrates with Ar and other ions can be estimated with
respect to the potential model. Moreover, it is worthy to note
that the typical estimated projection range (Rp) is within
approximately 10% between a silicon substrate and an amor-
phous SiO2 layer usually formed on the Si substrate during
manufacturing processes.34,41 Therefore, parameters are
deterministically characterized for a process under consider-
ation. Details are described elsewhere.8 For the purpose of
simplicity, an Ar–plasma exposure is investigated in this
study.
In conventional plasma etch equipment, an rf bias is
applied to a wafer stage and the energy of the incident ion
obeys an ion energy distribution function (IEDF) in response
to a waveform of the applied bias voltage.42–44 In general, an
analytically derived IEDF is broad and bimodal,42–47 i.e., it
has two singular peaks (Emin, Emax) with a mean value of
(EminþEmax)/2. In the case of low bias frequency when the
ion transit time across the sheath is much shorter than the rf
period (i.e., the ions cross the sheath in a small fraction of an
rf cycle and respond to the instantaneous sheath voltage), the
IEDF has a mean value of Eion and a spectrum width of DE
(¼ (EmaxEmin)), where Emax and Emin correspond to the
maximum and minimum sheath voltage drop, accelerating
ions from the plasma by assuming a collisionless
sheath.43,44,48 Thus, the incident ion energy ranges from 0 to
2 Eion by eliminating a plasma potential. Typically, from PIC
(particle-in-cell) simulations, this regime corresponds to a
bias frequency of less than 1 MHz, depending on various
plasma parameters.43 Alternatively, in the case of high bias
frequency, the ions take many rf cycles to cross the sheath
and can no longer respond to the instantaneous sheath volt-
age. Thus, the ions respond only to an average sheath voltage
with a smaller spectrum width than observed at low bias fre-
quencies. In the upper limits of bias frequency, the incident
ion energy is Eion for all ions (approximately monochromatic
Eion). This study focuses on the IEDF impacting the dam-
aged layer formation, and therefore the transition (intermedi-
ate) frequency range is not in the scope of this paper. In the
following, we discuss the effects of IEDF on ddam or dR for
two extreme IEDF cases, i.e., low and high bias frequency
limits.
First, we treated n-type (100) Si with 0.02 X cm by induc-
tively coupled plasma (ICP) reactor.9,38,49 Samples were
exposed to an Ar plasma for 30 s. The source ICP power was
300 W and the pressure was 2.7 Pa. To fully understand the
effects of IEDF on formation of the damaged layer, rf biases
of 400 kHz and 13.56 MHz were applied to the wafer stage
with power ranging from 0 to 150 W. (Although the 13.56-
MHz case does not correspond to a high bias-frequency limit,
one can investigate the effects of IEDF on formation of dam-
aged layer.) These bias frequencies are related to high and
low bias frequencies, respectively.43 Plasma diagnostics were
performed using a Langmuir probe and an oscilloscope. The
Vdc and plasma potential (Vp) were determined to be < 0 and
11.0 V, respectively. The average ion energy Eion is defined
as q(VpVdc), where q is the electronic charge. Note that this
plasma configuration results in a constant ion flux (Cion) to the
Si substrate for all conditions (Cion  5.0 1016 cm2 s1).
After the plasma exposures, the surface damaged structures
were analyzed by using spectroscopic ellipsometry with an
optimized optical model proposed recently50 (ddam was identi-
fied using this technique). A three-layer model (surface SiO2
layer/interfacial layer/Si substrate) was employed. Bruggeman
Effective Medium Approximation was used to identify the
thickness and the volume fraction of the interfacial layer.51
The interfacial layer was assumed to be composed of c-Si and
SiO2.
11,37 Details for this analysis technique are published
elsewhere.50,52
Figure 2 shows experimental results for the relationship
between ddam and Eion. The ddam value was identified by
spectroscopic ellipsometry and Eion was estimated based on
plasma diagnostics. From Fig. 2, the difference in ddam at
different bias frequencies is relatively small compared to the
FIG. 2. Damaged layer thickness as a function of average ion energy deter-
mined from the average sheath voltage drop q(Vp–Vdc). The thickness was
estimated by spectroscopic ellipsometry with an optimized optical model.
Closed and open circles correspond to the applied bias frequencies of 400
kHz and 13.56 MHz, respectively.
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Eion effect. This indicates that the average ion energy Eion is
a useful measure for predicting PID under various rf-biases.
Unless otherwise stated, Eion is used as the primal measure
in the following discussion. In Fig. 2, a power-law relation-
ship is evident between ddam and Eion for both bias frequen-
cies. Calculated power-law constants are 0.36 and 0.27 for
400 kHz and 13.56 MHz, respectively. The observed de-
pendence agrees well with the range theory for PID (Ref. 8)
and the model proposed previously.14 Therefore, it may be
assumed that the Si recess depth dR exhibits a similar de-
pendence on Eion to ddam for various bias frequencies,
because dR is considered to be strongly dependent on the re-
sultant ddam.
The effect of wet-etch removal on dR has not been clearly
discussed in previous reports.8,11,14 Now we perform a
model prediction for estimating dR on the basis of the range
theory for PID.8 In order to identify the dR in MOSFETs, we
take into account the removal step of the damaged layer as
illustrated in Figs. 1(a) and 1(b).
In general, a wet-etch process is utilized to remove sur-
face contaminants after plasma etching. In a conventional
wet-etch treatment, a highly selective process condition (Si,
SiO2, other contaminants) is employed. Thus, the wet-etch
process removes the damaged layer, including defects whose
concentrations are larger than a critical threshold. In this
study we introduce ncr (normalized by the total ion dosage
from plasma) to define how much the defects are removed
by the wet etch. For example, the criterion ncr¼ 102 means
that the damaged layer including the region with more than
1% defect-site density is stripped off. Figure 3(a) displays
the calculated depth profiles of ndam(x)dx for two extreme
bias-frequency cases. The employed IEDFs (low and high
bias-frequency limits) are determined in accordance with an-
alytical expressions.8 For a constant ion dose, dR is a func-
tion of Eion and ncr. As observed, when ncr is defined (the
wet-etch depth is defined), the recess depth (dR) can be esti-
mated with respect to the bias frequency and Eion. Figure
3(b) shows the simulated dR for critical values of ncr¼ 104
and 102, a similar power-law dependence of dR on Eion to
that seen in Fig. 2. Thus, the power-law relationship between
dR and Eion may be expected as
dR ¼ B Eionð Þb; (2)
where B and b are process- and material-dependent con-
stants. In Table I, these calculated constants are listed for
various ncr and bias frequencies. The absolute value of dR
depends strongly on ncr as indicated in Table I.
Figure 4 shows the calculated dR as a function of wet-etch
criterion (¼ ncr). The horizontal axis corresponds to the wet-
etch time tw. The decrease in ncr corresponds to an increase
in tw. Since the low bias-frequency case has more high-
energy ions than the high bias-frequency case,43,44 ndam(x)dx
extends deeper (wider in depth) in the Si substrate, resulting
in larger dR, as expected based on Figs. 2 and 3(a). Next, the
obtained relationship in Eq. (2) is applied to a model predic-
tion of device performance degradation as well as the param-
eter variations for the case of ncr¼ 104.
III. PARAMETER VARIATION MODELING
A. Threshold voltage shift and off-state leakage
current
Threshold voltage (Vth) is a key parameter determining
“on-state” and “off-state” of MOSFETs.12,13 Owing to Si
recess formation by PID, Vth shifts in accordance with dR.
11
FIG. 3. (a) Calculated depth profiles of ndam(x)dx for two extreme bias-
frequency cases. Once ncr (approximately wet-etch criterion) is defined, dR
is determined as illustrated here. (b) Calculated dR as a function of average
ion energy under different IEDF configurations; low bias-frequency limit
(“low-freq.,” closed symbols) corresponds to a double-peak IEDF case,
while high bias-frequency limit (“high-freq.,” open symbols) corresponds to
a monochromatic incident ion-energy case. Two different wet-etch criteria
are compared: ncr¼ 104 (triangles) and 102 (squares). For details, see the
text.
TABLE I. Summary of the parameters B and b in Eq. (2) calculated from the
present defect generation model.
Low frequency limit High frequency limit
Wet-etch
criterion B b B b
102 0.77 0.32 0.72 0.31
103 0.91 0.31 0.83 0.31
104 1.0 0.32 0.92 0.32
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DVth by PID was found to depend linearly on dR as described
by11









where NA is the substrate doping concentration, Xj is the
source/drain junction depth, Cox is the gate oxide capaci-
tance, and W is the depletion-layer width. Based on Eqs. (2)
and (3) and Figs. 2 and 3(b), the relationship between DVth






where C is a constant. Note that DVth is negative for n-ch
MOSFETs. Thus, the decrease in Vth increases the subthres-
hold leakage current (Ioff) as expressed by









where D is a device-structure-dependent constant. This
expression was preliminarily predicted,14 and is confirmed
to be valid from the above-presented discussions in this
study.
To determine the parameters C and D, we performed 2D
technology computer-aided-design (TCAD) simulations9 for
the present-day n-ch MOSFETs with various dR. For the simu-
lations, the substrate doping was set to be 5 1017 cm3 and
the peak concentrations of SDE, source/drain (SD), and halo
implant (Halo) regions7 were 1 1019, 1 1020, and 1 1018
cm3, respectively. The junction depths of SDE, SD, and
Halo were set to be 26, 120, and 70 nm, respectively. Gate
dielectric thickness was 2 nm. Only the geometrical structure
change in the damaged devices was taken into account.
Details are described elsewhere.11,30 Based on Eqs. (4)
and (5), one can estimate degradation of MOSFET perform-
ance by using plasma parameter Eion.
B. MOSFET parameter variations
Once analytical expressions for the relationship between
plasma and device parameters (Eion, DVth, and Ioff) are obtained
as in Eqs. (4) and (5), MOSFET parameter variations can be
calculated with a mathematical approach.14 As shown in Fig. 1,
we define the probability density distribution functions33 of
DVth (¼ z), Eion (¼Eion¼ x), Lg(¼ y), and dR(¼w), as fDVth(z),
fEion(x), fLg(y), and fdR(w), respectively. Note that z¼ g(x,y), or
z¼ h(w,y), as deduced from Eqs. (4) and (3), respectively. The
fDVth (z) value is the joint density distribution function
33 of
fEion(x) and fLg(y). In general, the cumulative distribution func-
tions of fDVth(z), FDVth(z), are calculated from
33
FDVth zð Þ ¼
ð ð
x;y2Dz
fxy x; yð Þdx dy; (6)
where fxy(x,y) is the joint p.d.f. and Dz in the x–y plane repre-
sents the region where the inequality g(x,y) z is satisfied.
Since x (¼Eion) and y (¼Lg) are considered to be independ-
ent random variables for an offset space etching, Eq. (6) can
be rewritten by the convolution of the functions as
FDVth zð Þ ¼
ð ð
x;y2Dz
fEion xð ÞfLg yð Þdx dy: (7)




xfEion xð Þdx (8)




x lEionð Þ2fEion xð Þdx: (9)
Note that the same procedure can be applied to the other pa-
rameters such as Lg, dR, and Ioff. The main purpose of this paper
is to derive fDVth(z), mDVth (the mean value of DVth by PID), and
rDVth (the standard deviation) from fEion(x) and fLg(y) by using
PID models presented previously. In this calculation, we
employed a Monte Carlo method for more than 106 MOSFETs.
IV. RESULTS AND DISCUSSION
A. Threshold voltage versus Eion
Based on Eqs. (3)–(5) and TCAD simulations, the effects
of Eion on DVth and Ioff are calculated for various technology
nodes.7 Figure 5(a) shows calculated |DVth| as a function of
Eion for two bias configurations. In this figure, the average
ion energies were calculated from the recess depths assumed.
Figure 5(b) shows Ioff determined from Eq. (5). As seen in
these figures, as Eion increases, both |DVth| and Ioff increase.
Since dR exhibits a power-law dependence on Eion, |DVth|
obeys a similar power-law dependence, while Ioff exponen-
tially increases with increased Eion as Eq. (5) suggests.
FIG. 4. Relationship between dR and wet-etch criterion for various Eion and
the bias-frequency configurations (low- and high-frequency limit cases). As
shown, as the wet-etch criterion (ncr) decreases (equivalent to an increase in
the wet-etch time), dR increases. Closed symbols: low bias-frequency limit,
open symbols: high bias-frequency limit.
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Regarding bias-frequency effects, the low bias frequency
indicates larger changes of |DVth| and Ioff. However, as
reported previously,
8,54 the bias-frequency effect is compara-
tively smaller than the Eion effect as seen in these figures.
B. Vth and Ioff variations induced by Eion variation
Figure 6(a) shows an example of fEion(x) when values are
assumed as mEion¼ 100 eV and rEion¼ 3 eV. (The energy of
each ion defined by an IEDF is assumed to obey the distribu-
tion fEion(x).) This assumption is based on a speculated varia-
tion of resultant Vdc determined from that of absorbed power
by plasma (or applied and reflected powers) supplied by an
rf system during plasma etching—approximately 10% stabil-
ity in 3rEion. Since there are many factors influencing the
energy of the ion impacting on the Si surface during an off-
set spacer etch process (applied bias powers, collisions in the
plasma bulk and sheath, etc.), we assume that fEion(x) obeys
a Gaussian distribution as shown in Fig. 6(a). Thus, fEion(x)
is expressed as









where mEion and rEion represent the mean value and the
standard deviation, respectively. In this figure, the variation
in x (~Eion) was estimated by a Monte Carlo method for more
than 106 MOSFETs. From Eq. (2), we can describe fdR(w) as
fdR wð Þ ¼ fEion h
1 wð Þð Þ
h0 xð Þj j ; (11)
where w¼ h(x)¼B(x)b. The value h-1(w) (¼ x) is its inverse
function and h0(x) is the derivative of h(x).20,33 Figure 6(b)
shows the cumulative probability plots of calculated fdR(w)
for the case of fEion(x) under low bias frequency. Although
FIG. 5. Calculated (a) DVth and (b) Ioff changes of damaged MOSFETs with
recess structure as a function of Eion for various technology nodes. (a) A
power-law dependence of |DVth| on Eion is seen. (b) Idamoff is normalized by
I0off for easy comparison. (I
dam
off is the subthreshold leakage current of the
damaged MOSFET and I0off is that of the control device.) Closed symbols:
low bias-frequency limit, open symbols: high bias-frequency limit.
FIG. 6. (a) Example of distribution function fEion for >10
6 MOSFETs
employed in this simulation. mEion¼ 100 eV and rEion¼ 3 eV are assumed. In-
crement in fEion is 0.5 eV. (b) Cumulative probability plot of the resultant dR
distribution calculated from fEion. (c) Calculated |DVth| distribution for> 106
MOSFETs with Lg¼ 45 nm and damaged by the low bias-frequency configu-
ration. Increment in fDVth is 0.1 mV.
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dR exhibits a power-law dependence on Eion (as in Eq. (2)),
the calculated dR distribution fdR(w) shows an approximately
normal distribution, confirmed from the linear relationship
between cumulative probability and dR in the displayed plot.
In this case, mdR (the mean value) and 3rdR (rdR: the standard
deviation) are 4.4 and 0.13 nm, respectively. This normal
distribution is attributed to the power-law constant b¼ 0.32
(<1) and small rEion¼ 3 eV.
From the results in Figs. 6(a) and 6(b), fDVth(z) can be cal-
culated for the present simulation, and the result is shown in
Fig. 6(c). For the purpose of simplicity, the variation in Lg is
disregarded, i.e., fLg(y)¼ d(y mLg), where d(x)¼ 1 at x¼ 0
and d(x)¼ 0 at x= 0, and mLg¼ 45 nm.
Given Lg, one can write, from Eq. (4),
fDVth zð Þ ¼ fEion g
1 zð Þð Þ
g0 xð Þj j ; (12)
where z¼ g(x,y¼ Lg)¼ g(x)¼ (C/Lg)(x)b and g-1(z) is its
inverse function. The value g0(x) is the derivative of g(x). In
Fig. 6(c), calculated mDVth and 3 rDVth are shown. In this case,
6rDVth is 3 mV, in a comparable range to the reported param-
eter variations induced by doping fluctuation,15,16,19 LER,27
and LWR.22 This is a significant amount considering that the
present-day ULSIs require Vth variability of less than 10
mV.7,16–19,26,28
Finally, we summarize simulated results of DVth and Ioff
variations for two fEion(x) cases in Figs. 7 and 8, respectively.
In both figures, the variation in Lg is disregarded. Figure 7(a)
shows the Eion dependence of rDVth for the case when rEion
is set to 3% of mEion, as a case study of a constant uniformity
in the resultant Vdc by an rf system. Figure 7(b) shows the
case of constant rEion (¼ 3 eV) regardless of Eion as a case
study of constant fluctuation range in the resultant Vdc.
Although the present model prediction is based on ideal sce-
narios, results provide better understanding of the effects of
plasma process parameters on MOSFET performance varia-
tions than previously available. Figures 8(a) and 8(b) show
these corresponding results for Ioff variations (3rdamIoff normal-
ized by ldamIoff ). In both cases, rLg is disregarded to clarify the
effect of rEion or Eion without other parameter-variation
impacts.
Note that because the variables x (¼ Eion) and y (¼Lg) are
independent random variables in terms of fVth(z) as indicated
in Eq. (7), the other parameter variations can be incorporated
into the results here, if necessary, by using
rdamVth
 2¼ rLgVth 2þ rDVthð Þ2; (13)
where rdamVth
 2
is the variance of Vth of the damaged MOS-
FETs and rLgVth
 2
is the variance of Vth induced by Lg
variation.
As seen in Figs. 7(a) and 7(b), the shrinkage of Lg
increases DVth variations drastically. In the worst case, 3
rDVth increases to more than 2 mV. When Lg is less than 45
nm, the effect of bias frequency on rdamVth is considerable in
Figs. 8(a) and 8(b). The same Eion dependence of rdamIoff is
observable. As seen, 3rdamIoff becomes 8% for 32-nm-Lg
FIG. 7. Calculated 3rDVth of fDVth for (a) rEion¼ 3% of Eion and (b) rEion¼ 3
eV for various technology nodes with two different bias frequency cases.
Closed symbols: low bias-frequency limit, open symbols: high bias-
frequency limit.




Ioff for (a) rEion¼ 3% of Eion and (b)
rEion¼ 3 eV for various technology nodes with two different bias frequency
cases. Closed symbols: low bias-frequency limit, open symbols: high bias-
frequency limit.
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MOSFETs, indicating an increase in stand-by power con-
sumption of ULSIs. Therefore, it should be noted that, in
addition to Lg variation or impurity fluctuation,
15 plasma-pa-
rameter variation such as rEion in Eion also enhances Vth and
Ioff variations considerably.
V. SUMMARYAND CONCLUSIONS
The effects of plasma-induced damage on the MOSFET
parameter variations were modeled. Si recess structure was
found to enhance DVth with the shrinkage of Lg. The quanti-
tative relationships among Eion, dR, DVth, and Ioff were inves-
tigated by taking into account the wet-etch process and the
analytical expressions for the model prediction were pro-
posed. Due to the variation of Eion, the damaged MOSFET
suffers from considerable increases in Vth and Ioff variations.
This is significant for present-day ULSI development, which
requires comparatively low variations. The present model
has potential to be integrated with other variation models
such as LER, LWR, and dopant fluctuation for future
advanced ULSI designs.
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